



CA-based Random Number Generator

Bang-Ning Hsu
Darrell Gaspar
Yan-You Lin



CA30
{-1, 0, 1}
1-d



CA38490
{-3, 0, 4, 9}
1-d






XOR[A, OR[B, C]]

$\overline{\overline{AC}} [B \text{ XOR } D]$ $\overline{AC} [\overline{\overline{B \text{ XOR } D}}]$







New TSPC Latches and Flipflops Minimizing Delay and Power
 Yuen and Svensson, 1996 Symposium on VLSI Circuits Digest of Technical Papers

2:1 TG MUX

4 →
9 →
3 →

seed

S


logic

0


⊕

optimized
for $t_{pdr} = t_{pdf}$



DSTC FF




768.56 μm
outputs of the upper half of cells




outputs of the lower half of cells



loading seed into FF (#64=1, else=0)






first 10 cycles
ELDO = VHDL
→ Java parser
→ 2.5 million numbers
→ DIEHARD

DIEHARD


pass: 0.0000001 ~ 0.9999999



input: V_{DD} GND Φ S

output: 32-bit/10 ns cycle

	technology	clock (MHz)	transistor	area (mm ²)	power
HP 2002	0.22 μ FPGA 5-layer metal 2.5 V	219			
us	0.5 μ 3-layer metal 5 V	100	3840 (logic 40+MUX 6+FF 14) x 64	0.54	86 nW
Hortensius 1989	3 μ 1-layer metal	20		0.72	



loading seed into FF
(#64=1, else=0)

1st cycle

