

Complex Multiplier for FFT Algorithm

Team Members:

Xuan Bao Kai Wang

Duke

Xiaoyan Yin Yang Jiang

ECE 261

Project 2008





Index







Brief Introduction to the project

- Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) and its inverse.
- The algorism is based on a factorization of N as described in Fig.1-1. A 16-point DFT is divided into 4 4-point DFT.







Fig.1-2. shows the basic unit used for implementing FFT algorithm, the complex multiplier. The function is

(A+Bj)(C+Dj)=(AC-BD)+j(AD+BC)



(A+Bj)(C+Dj)=(AC-BD)+j(AD+BC)

Fig.1-2.





Brief Introduction to the project

The top level overview of our design is given as Fig 1-3.







Index







Structure Implementation

Structure consists of...

FIFO \times Ripple carry Adder \times Ripple carry Subtractor \times Signed Multiplier \times







FIFO Implementation

Schematic



This is the schematic of one FIFO component. It contains 8 Dflipflops with reset and works as a buffer for both input and output.







FIFO Implementation

Digital Simulation



`celldefine `suppress_faults `enable_portfaults `timescale lns/10ps module dflipflop (D,CLK,CLK_inv,Reset_inv,Q); output Q; input D,CLK,CLK_inv,Reset_inv; reg Q; always @ (posedge CLK) if (~Reset_inv) begin

Q <= 0; end else begin Q <= D; end

This is the digital simulation result of FIFO component. All possible patterns have been exhaustively tested. To make top level testing easier, we then rewrote the verilog for Dflipflop. The key part of codes is shown above.







FIFO Implementation

Layout





Halfadder implementation



www.themegallery.com

Company Logo

Duke



Ripple Carry Adder Implementation

Duke

Fulladder implementation

C De Dat Add Select Satura Monteneous Benett May Hap 2월 전 월 전 2월 2월 전 Han Rock Reg Rel ET N 1 2 1 201 2 6 - (1971 Hand Selectiones (Select 1 2 ())	(5.3983, 3.7027) Hotkeys: On		Input		Ou	tput
e- Schematic#2 Big_Project / Fail_Adder / Schematic	C + + / / = schemalic celt Session Unraw Simulation	Ain	Bin	Cin	Sum	Cout
XOR22: VIEV+ Stefault()	Draw Text Occk 8, Save Seld	0	0	0	0	0
VI_Logic VI_Logic VI_Logic VI_Logic VI_Logic VI_Logic VI_Logic VI_Logic	Dy Property Unselect All Ese Move	0	0	1	1	0
XOR23 XOR23 VIEV-EDefault() VIEV-EDefault() VIEV-EDefault()	Copy Delete Undo Flip >	0	1	0	1	0
Mtopic Mtopic Mtopic Mtopic Mtopic Mtopic M	Fotater ► Propertes Add Instance	0	1	1	0	1
Cint AND22 VILVs Stefault () VILVs Stefault ()	With Stef soult C Buildband Add Source Property	1	0	0	1	0
NLogic NLogic NLogic NLogic YL_Logic TPA_d_b 66666 100 TIFA_d_b 666660 TIFA_d_b 666600 TIFBB_B 666660 TIFBB_B 666660	TOF A.G. & Grouper TOF A.G. & Grouper TOF B.G. & Grouper TOF B	1	0	1	0	1
		1	1	0	0	1
4 Income button to complete move. assa kif move button to complete move.	· · · · · · · · · · · · · · · · · · ·	1	1	1	1	1
C No clasects within the specified select sportare match the current selection filter.	gn Architect-IC v2006.1_2.1					



-



Ripple Carry Adder Implementation

8 bit Ripple Carry Adder implementation







Ripple Carry Adder Implementation

Layout



Duke





Subtractor Implementation

8 bit Ripple Carry Subtractor implementation



www.themegallery.com

Company Logo





Subtractor Implementation

Layout







Unsigned Multiplication

					a_4	a_3	a_2	α_1	a_0	
					x_4	<i>x</i> ₃	x_2	x_1	x_0	
					$a_4 x_0$	$a_{3}x_{0}$	$a_{2}x_{0}$	$a_1 x_0$	$a_0 x_0$	
				$a_4 x_1$	$a_{3}x_{1}$	$a_2 x_1$	$a_1 x_1$	$a_0 x_1$		
			$a_4 x_2$	$a_{3}x_{2}$	$a_{2}x_{2}$	$a_1 x_2$	$a_0 x_2$			
		$a_4 x_3$	$a_{3}x_{3}$	$a_{2}x_{3}$	$a_1 x_3$	$a_0 x_3$				
	$a_4 x_4$	$a_{3}x_{4}$	$a_{2}x_{4}$	$a_1 x_4$	$a_0 x_4$					
p_9	p_8	p_{7}	p_6	p_5	p_4	p_3	p_2	p_1	p_0	

Algorithm: shift and addition







Signed Multiplication

					a_4	a_3	a_2	a_1	a_0
					<i>x</i> ₄	<i>x</i> ₃	x_2	x_1	x_0
					$\overline{a_4 x_0}$	<i>a</i> ₃ <i>x</i> ₀	$a_2 x_0$	$a_1 x_0$	a ₀ x ₀
				$\overline{a_4 x_1}$	$a_3 x_1$	$a_2 x_1$	$a_1 x_1$	$a_0 x_1$	
			$\overline{a_4 x_2}$	$a_{3}x_{2}$	$a_{2}x_{2}$	$a_1 x_2$	$a_0 x_2$		
		$\overline{a_4 x_3}$	$a_{3}x_{3}$	$a_{2}x_{3}$	$a_1 x_3$	$a_0 x_3$			
	$a_4 x_4$	$\overline{a_3 x_4}$	$\overline{a_2 x_4}$	$\overline{a_1 x_4}$	$a_0 x_4$				
1				1					
p_9	p_8	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0

How to modify?

Only need a few more full adders and change some AND2 gates to NAND2 gates.

Algorithm we use: Baugh-Woodley technique

Need some modifications based on unsigned multiplication.

Duke





Schematic



www.themega

any Logo





Digital simulation

4	Hultiplier:VDD	-1																
•	:Multiplier:X	0	0	-3		-4	-8	1	4		-3	-7	-8		5		4	0
•	:Multiplier:Y	-8	-8	-5 3	2		1	-7 -8	-5	2		1	0	-8	-5	-6	2	1
•	:Multiplier:Z	0	0	15,-9	-6	-8	-8	-7)-8	-20)8	-6	-7	-8 (0	64	-25	-30)8	0

Results:

0*-8=0 -3*-5=15 -3*3=-9 -3*2

Consists of:

3*3=-9 -3*2=-6 -4*2=-8

Realizes the multiplication of input X and Y, with the correct outcome Z=XY, which will be sent to Ripple Carry Adder or Ripple Carry Subtractor to calculate:

AD+BC & AC-BD

× 6
× 10
× 9
× 3
× 1





Layout



www.themegallery.com

Company Logo







Schematic









Digital Simulation













www.themegallery.com

Company Logo







Pass DRC & LVS

🚯 Applications 🗛 🎕 🔍 📕	8			Thu Nov 27	7, 1 🛟 Applications 🛛	🕸 Applications Actions 🧐 🎕 🔍 👼 🝺					м 🔇
Calibre – DRC RVE :	: test.drc.result 🕑	DRC Summary Report - test.dr	c.summary = 🗆 🛪		 Calibre 	Calibre - LVS RVE	E:test[/home/grad2/xy/back_proje	VS R	eport File – test.lvs.report		= 6 N
MGC Be Cop Eile View Highlight To	ools Setup Ei	le Edit Options Windows			Eile Transcript \$	File View Lavout Sc	ource Setup	Elle Edit Options Windows			
Image: Second	Itest. for creating of the second s	DRC Summary Report - test.df DRC Summary Report - test.df DRC Summary Report - test.df DRC Summary Report - test.df CALIBRE . DRO- & SOBOAT ARTOR To Nov 67 21.10.40 2000 To Nov 67 21.10.40 2000 To Nov 67 21.10.40 2000 Los 10.10 2000 Los 10.10 2000 Los 10.10 2000 Los 10.10 2000 DRO- DRO- NOV 6000 DRO- DRO- DRO- DRO- NOV 6000 DRO-	C.Summary		Calify Ca	Callbre - Uvs Rvp Pre Vyaw Layod Sc Pre Vyaw Layod Sc Source Netsc Output Files Output Output	E test (Homm/grad2/vy/back_proje ource Sgbp 2 © SLVS Result: Designs Match → Stent/test	C Lys R. Ere Ent Options Windows C 0 A L C 0	CONFICT T CONFICT T C C C C C C C C C C C C C	Comparison C	A N N N N N N N N N N N N N N N N N N N
Check NPCISCO Check NPCISTS Check N	ntFrd insFrd in	<pre>urt circuit_indel_Perets_IDV st Lection (044 *1.01.) urt circuit_indel_Circuit_Circ</pre>)) used, Label, Resettor et Location, (7) used Label, Location et Location, (60) used Label, Location (654, 6). Used Label, Location (654, 6). Browner, Label, Location (654, 6). Browner, Label, Location (654, 6). Browner, Label, Location (654, 6). Browner, Location (765, 6). Browner, Location (765	TIL Fed free Boor Cal	NO SE SE SOLE SOLE Area Frequencies Note : representation Note : representation Note : representation Note : Tepresentation Note : Tepresentation No	Quary Cell to 1 Outry Cell to 1 entiting very 7: sheet 1: Use - entiting very 7: sheet 1: Use - entiting very 7: sheet 1: Use -	Discrepancy Informatio	EventLi CORRECT Leyout test test test type connoiser Type Property // UP connoiser // UP connoiser type connoiser t	Source test UV5 700000000000 NLL NO NLL NO NO NLL NO NO NLL NO NO NLL NO NO NLL ND NLL ND ND NLL ND ND ND ND ND ND ND ND ND ND		PR D P





Index









Number of transistors

	Total				
SUM*1	DIFF*1	MULT*4	FIFO*6	transistors	
252	288	434*4	256*6	3812	

Area (mm^2)

2.011*2.416=4.850mm^2

Power Consumption:

 $P = \alpha \cdot C \cdot V^{2} \cdot f$ = 0.1 \cdot [3812 \cdot (12\lambda) \cdot (0.8 \mu m / 2\lambda) \cdot (2 fF / \mu m)] \cdot 5^{2} \cdot 10^{6} = 0.0915 mW / MHz







Power Consumption:

From eldo simulation can get latency in critical path:

FIFO_latency=1.45833ns

Multiplier_latency=4.06742ns

Subtractor_latency=0.933838ns

So, total latency=1.45833+4.06742+0.933838 =6.459588(ns)







Power Consumption:

So, the maximum frequency is:

$$f = \frac{1}{total _latency} = \frac{1}{6.459588 \times 10^{-9}} = 155(MHz)$$

So, power consumption is:

$$P = \alpha \cdot C \cdot V^{2} \cdot f$$

= 0.1 \cdot [3812 \cdot (12\lambda) \cdot (0.8 \mu m / 2\lambda) \cdot (2 fF / \mu m)] \cdot 5^{2} \cdot 10^{6}
= 0.0915 mW / MHz \cdot 155 MHz
= 14 mW

www.themegallery.com

Company Logo







Top-down demonstration of layout. Firstly, the top level. Let's take a look at the floor plan.

