



Duke

Complex Multiplier for FFT Algorithm

Team Members:




Xuan Bao
Kai Wang

Xiaoyan Yin
Yang Jiang

ECE 261

Project 2008

Index

-  **Brief Introduction**
-  Structure implementation
-  Feature Evaluation

Brief Introduction to the project

- Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) and its inverse.
- The algorithm is based on a factorization of N as described in Fig.1-1. A 16-point DFT is divided into 4 4-point DFT.





Fig.1-1.

Brief Introduction to the project

Fig.1-2. shows the basic unit used for implementing FFT algorithm, the complex multiplier. The function is

$$(A+Bj)(C+Dj)=(AC-BD)+j(AD+BC)$$




$$(A+Bj)(C+Dj)=(AC-BD)+j(AD+BC)$$

Fig.1-2.

Brief Introduction to the project

The top level overview of our design is given as Fig 1-3.



Index

1

Brief Introduction

2

Structure Implementation

3

Feature Evaluation

Structure Implementation

❖ Structure consists of...

FIFO × 6


Ripple carry Adder × 1

Ripple carry Subtractor × 1

Signed Multiplier × 4

FIFO Implementation


❖ Schematic



This is the schematic of one FIFO component. It contains 8 D flip-flops with reset and works as a buffer for both input and output.

FIFO Implementation

❖ Digital Simulation



```

`celldefine
`suppress_faults
`enable_portfaults
`timescale 1ns/10ps
module dflipflop (D,CLK,CLK_inv,Reset_inv,Q);
    output Q;
    input D,CLK,CLK_inv,Reset_inv;
    reg Q;


    always @ ( posedge CLK)
    if (~Reset_inv) begin
        Q <= 0;
    end else begin
        Q <= D;
    end
end

```

This is the digital simulation result of FIFO component. All possible patterns have been exhaustively tested. To make top level testing easier, we then rewrote the verilog for Dflipflop. The key part of codes is shown above.


FIFO Implementation

❖ Layout



Ripple Carry Adder Implementation


❖ Halfadder implementation



A	B	S	Co
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


wave - default

File Edit View Insert Format Tools Window




Ripple Carry Adder Implementation

❖ Fulladder implementation




Input			Output	
Ain	Bin	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Ripple Carry Adder Implementation

❖ 8 bit Ripple Carry Adder implementation




wave - default

		13	64	-14		18	26	-6		-30	13	
+ ◆	:carryadder:A	13	64	-14		18	26	-6		-30	13	
+ ◆	:carryadder:B	-29	16	-24	-17	15			-17	-29		
+ ◆	:carryadder:Z	-16	80	-38	-31	1	33	41	9	-23	-59	-16


Ripple Carry Adder Implementation

❖ Layout




Subtractor Implementation

❖ 8 bit Ripple Carry Subtractor implementation



Subtractor Implementation

❖ Layout



Multiplier Implementation

❖ Unsigned Multiplication

$$\begin{array}{r}
 \begin{array}{cccccc}
 & & & & a_4 & a_3 & a_2 & a_1 & a_0 \\
 & & & & x_4 & x_3 & x_2 & x_1 & x_0 \\
 \hline
 & & & & a_4x_0 & a_3x_0 & a_2x_0 & a_1x_0 & a_0x_0 \\
 & & & a_4x_1 & a_3x_1 & a_2x_1 & a_1x_1 & a_0x_1 & \\
 & & a_4x_2 & a_3x_2 & a_2x_2 & a_1x_2 & a_0x_2 & & \\
 & a_4x_3 & a_3x_3 & a_2x_3 & a_1x_3 & a_0x_3 & & & \\
 a_4x_4 & a_3x_4 & a_2x_4 & a_1x_4 & a_0x_4 & & & & \\
 \hline
 p_9 & p_8 & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0
 \end{array}
 \end{array}$$

Algorithm: shift and addition

Multiplier Implementation

❖ Signed Multiplication

$$\begin{array}{r}
 \begin{array}{r}
 a_4 \quad a_3 \quad a_2 \quad a_1 \quad a_0 \\
 x_4 \quad x_3 \quad x_2 \quad x_1 \quad x_0 \\
 \hline
 a_4 x_0 \quad a_3 x_0 \quad a_2 x_0 \quad a_1 x_0 \quad a_0 x_0 \\
 \hline
 a_4 x_1 \quad a_3 x_1 \quad a_2 x_1 \quad a_1 x_1 \quad a_0 x_1 \\
 \hline
 a_4 x_2 \quad a_3 x_2 \quad a_2 x_2 \quad a_1 x_2 \quad a_0 x_2 \\
 \hline
 a_4 x_3 \quad a_3 x_3 \quad a_2 x_3 \quad a_1 x_3 \quad a_0 x_3 \\
 \hline
 a_4 x_4 \quad a_3 x_4 \quad a_2 x_4 \quad a_1 x_4 \quad a_0 x_4 \\
 \hline
 1 \qquad \qquad \qquad 1 \\
 \hline
 p_9 \quad p_8 \quad p_7 \quad p_6 \quad p_5 \quad p_4 \quad p_3 \quad p_2 \quad p_1 \quad p_0
 \end{array}
 \end{array}$$

How to modify?


Only need a few more full adders and change some AND2 gates to NAND2 gates.

Algorithm we use: Baugh-Woodley technique

Need some modifications based on unsigned multiplication.

Multiplier Implementation

❖ Schematic



Multiplier Implementation

❖ Digital simulation

◆ :Multiplier:VDD	-1																				
◆ :Multiplier:X	0	0	-3	-4	-8	1	4	-3	-7	-8	5	4	0								
◆ :Multiplier:Y	-8	-8	-5	3	2	1	-7	-8	-5	2	1	0	-8	-5	-6	2	1				
◆ :Multiplier:Z	0	0	15	-9	-6	-8	-8	-7	-8	-20	8	-6	-7	-8	0	64	-25	-30	...	8	0

Results: $0 * -8 = 0$

- $-3 * -5 = 15$
- $-3 * 3 = -9$
- $-3 * 2 = -6$
- $-4 * 2 = -8$

Realizes the multiplication of input X and Y, with the correct outcome $Z = XY$, which will be sent to Ripple Carry Adder or Ripple Carry Subtractor to calculate:


$AD + BC$ & $AC - BD$

Consists of:

Nand2	× 6
And2	× 10
Full Adders	× 9
Half Adders	× 3
Inv	× 1


Multiplier Implementation

❖ Layout





System Implementation

❖ Schematic



System Implementation

❖ Digital Simulation



$$(A+Bj)(C+Dj) = (AC-BD) + j(AD+BC)$$


$$Q1 = AD+BC$$

$$Q2 = AC-BD$$

The latency between input and output is one clock cycle

System Implementation

❖ Layout



System Implementation

❖ Pass DRC & LVS

The screenshot displays the Calibre software interface with several windows open, demonstrating a successful Design Rule Check (DRC) and Layout Versus Schematic (LVS) process.

DRC Summary Report - test.drc.summary

```

=====
--- CALIBRE - DRC-N SUMMARY REPORT ---
Execution Date/Time:   Thu Nov 27 21:10:40 2008
Calibre Version:      v2006.2.13.15   Thu Aug 17 22:09:16 PDT 2006
Rule File Pathname:   /home/grad2/ry/back_project.proj/project_final.lib/default.group/la
Rule File Title:
Layout System:        ODS
Layout Path(s):       test.calibre.gds
Layout Primary Cell:   test
Current Directory:    /home/grad2/ry/back_project.proj/project_final.lib/default.group/la
User Name:
Maximum Results/Rulecheck: 1000
Maximum Result Vertices: 4095
DRC Results Database: test.drc.results (ASCII)
Layout Depth:         ALL
Text Depth:          PRIMARY
Summary Report File:  test.drc.summary (KEMPLACE)
ADJUST = NO SKEW = NO ANGGLED = NO OFFSETED = NO
NONSIMPLE POSITION = NO NONSIMPLE PATH = NO
Excluded Cells:
CheckText Mapping:   MEMORY-BASED
Layers:
Keep Empty Checks:   YES
--- RUNNING WARNINGS ---
---
Layer 1 contains unmappped objects and is the target layer of LAYER MAP == 54 DATATYPE == 54
Layer 2 contains unmappped objects and is the target layer of LAYER MAP == 54 DATATYPE == 54
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 656
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 624
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 91
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 135
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 88
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 90
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 77
Short circuit Label Reset INV at location (864.74,101.3) used Label ResetInv at location 90
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (459.25
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (894.08
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (456.9
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-340.54
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-533.03
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-607.86
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-706.24
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (844.11
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-704.04
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-607.05
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-600.98
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-599.22
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-623.55
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-623.31
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (352.01
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-551.35
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-629.38
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-630.19
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-446.46
Short circuit Label CLK at location (-612.21,-1232.96) used Label clock at location (-709.44
=====

```

LVS Report File - test.lvs.report

```

=====
// CALIBRE SYSTEM //
// LVS REPORT //
=====
REPORT FILE NAME: test.lvs.report
LAYOUT NAME: /home/grad2/ry/back_project.proj/project_final.lib/default.group/1
SOURCE NAME: test.src.net ('test')
FILE FILE: /home/grad2/ry/back_project.proj/project_final.lib/default.group/1
CREATION TIME: Thu Nov 27 21:11:21 2008
CURRENT DIRECTORY: /home/grad2/ry/back_project.proj/project_final.lib/default.group/1
USER NAME: ry
CALIBRE VERSION: v2006.2.13.15 Thu Aug 17 22:09:16 PDT 2006

OVERALL COMPARISON RESULTS
=====
// CELL SUMMARY //
// CORRECT //
=====

Result Layout Source
-----
CORRECT test test

o LVS Setup:
// LVS COMPONENT TYPE PROPERTY
// LVS COMPONENT SUBTYPE PROPERTY
// LVS PIN NAME PROPERTY
// LVS POWER NAME
// LVS GROUND NAME
LVS CELL SUPPLY NO
LVS RECONNECT DATES ALL
LVS LONGER PORTS NO
LVS CHECK POINT NAMES NO
LVS LONGER TRIVIAL NAMED PORTS NO
=====

```

The interface also shows a 'Calibre Interactive' window with a 'Run DRC' button and a 'Calibre - LVS RVE' window with a 'Run LVS' button. The terminal at the bottom shows the execution of the DRC and LVS commands.

Index

1

Brief Introduction

2

Structure Implementation

3

Feature Evaluation

Feature Evaluation

❖ Number of transistors

Components				Total transistors
SUM*1	DIFF*1	MULT*4	FIFO*6	
252	288	434*4	256*6	3812

❖ Area (mm²)

$$2.011 \cdot 2.416 = 4.850 \text{mm}^2$$

❖ Power Consumption:

$$\begin{aligned}
 P &= \alpha \cdot C \cdot V^2 \cdot f \\
 &= 0.1 \cdot [3812 \cdot (12\lambda) \cdot (0.8\mu\text{m} / 2\lambda) \cdot (2\text{fF} / \mu\text{m})] \cdot 5^2 \cdot 10^6 \\
 &= 0.0915 \text{mW} / \text{MHz}
 \end{aligned}$$

Feature Evaluation

❖ Power Consumption:

From eldo simulation can get latency in critical path:

$\text{FIFO_latency} = 1.45833\text{ns}$

$\text{Multiplier_latency} = 4.06742\text{ns}$

$\text{Subtractor_latency} = 0.933838\text{ns}$

So, total latency = $1.45833 + 4.06742 + 0.933838$
 $= 6.459588(\text{ns})$

Feature Evaluation

❖ Power Consumption:

So, the maximum frequency is:

$$f = \frac{1}{total_latency} = \frac{1}{6.459588 \times 10^{-9}} = 155(MHz)$$

So, power consumption is:

$$\begin{aligned} P &= \alpha \cdot C \cdot V^2 \cdot f \\ &= 0.1 \cdot [3812 \cdot (12\lambda) \cdot (0.8\mu m / 2\lambda) \cdot (2fF / \mu m)] \cdot 5^2 \cdot 10^6 \\ &= 0.0915mW / MHz \cdot 155MHz \\ &= 14mW \end{aligned}$$

Feature Evaluation

- ❖ Top-down demonstration of layout. Firstly, the top level. Let's take a look at the floor plan.

