



Duke

## Progress Report II

Team Members:

Xuan Bao  
Kai Wang

Xiaoyan Yin  
Yang Jiang

ECE 261

Project 2008

# Index

1

Overview of Our Present Step

2

Basic Components


3

4\*4 Bits Signed Multipliers

4

System Summarization

# Overview of Our Present Step




This is the top level schematic of our project.

Every block here has already been fully defined.


All components and the whole system have correctly passed digital simulation.

# Introduction to the FIFO



This is the schematic of one FIFO component. It contains 8 D flip-flops with reset (for further testing) and works as a buffer for both input and output.

# Introduction to the FIFO



```

`celldefine
`suppress_faults
`enable_portfaults
`timescale 1ns/10ps
module dflipflop (D,CLK,CLK_inv,Reset_inv,Q);
    output Q;
    input D,CLK,CLK_inv,Reset_inv;
    reg Q;

    always @ ( posedge CLK)
    if (~Reset_inv) begin
        Q <= 0;
    end else begin
        Q <= D;
    end
end

```

This is the digital simulation result of FIFO component. All possible patterns have been exhaustively tested. To make top level testing easier, we then rewrote the verilog for Dflipflop. The key part of codes is shown above.

# Index

1

Overview of Our Present Step

2

**Basic Components**


3

4\*4 Bits Signed Multipliers


4

System Summarization


## Half Adder




A	B	S	Co
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



## Full Adder



Input			Output	
A <sub>in</sub>	B <sub>in</sub>	C <sub>in</sub>	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





# Verilog for Half Adder and Full Adder:

```
`celldefine
`suppress_faults
`enable_portfaults
`timescale 1ns/10ps
module halfadder (Co,S,A,B);
    output S,Co;
    input A,B;

    assign [Co,S]= A+B;

    parameter TDR_A_Co = 0.000;
    parameter TDF_A_Co = 0.000;
    parameter TDR_B_Co = 0.000;
    parameter TDF_B_Co = 0.000;
    parameter TDR_A_S = 0.000;
    parameter TDF_A_S = 0.000;
    parameter TDR_B_S = 0.000;
    parameter TDF_B_S = 0.000;

    `ifdef functional
        initial $display("\n *** ATTENTION! Functional Simulation,
    `else
        `ifdef TETRAMAX
            `else
            specify
        `endif
    `ifdef INCA
        showcanceled S;
        pulsestyle_ondetect S;
    `else
        `ifdef verilog
            $ showcanceled;
            $ pulsestyle_ondetect;
        `endif
    `endif

    (A => Co)=(TDR_A_Co,TDF_A_Co);
    (B => Co)=(TDR_B_Co,TDF_B_Co);
    (A => S)=(TDR_A_S,TDF_A_S);
    (B => S)=(TDR_B_S,TDF_B_S);

    endspecify
    `endif
`endif
endmodule
`disable_portfaults
`nosuppress_faults
`endcelldefine
```

```
`celldefine
`suppress_faults
`enable_portfaults
`timescale 1ns/10ps
module fulladder (Cout,Sum,Ain,Bin,Cin);
    input Ain,Bin,Cin;
    output Sum,Cout;

    assign [Cout,Sum]=Ain+Bin+Cin;


    parameter TDR_Ain_Cout = 0.000;
    parameter TDF_Ain_Cout = 0.000;
    parameter TDR_Bin_Cout = 0.000;
    parameter TDF_Bin_Cout = 0.000;
    parameter TDR_Cin_Cout = 0.000;
    parameter TDF_Cin_Cout = 0.000;
    parameter TDR_Ain_Sum = 0.000;
    parameter TDF_Ain_Sum = 0.000;
    parameter TDR_Bin_Sum = 0.000;
    parameter TDF_Bin_Sum = 0.000;
    parameter TDR_Cin_Sum = 0.000;
    parameter TDF_Cin_Sum = 0.000;

    `ifdef functional
        initial $display("\n *** ATTENTION! Functional Simulation
    `else
        `ifdef TETRAMAX
            `else
            specify
        `endif
    `ifdef INCA
        showcanceled Sum;
        pulsestyle_ondetect Sum;
    `else
        `ifdef verilog
            $ showcanceled;
            $ pulsestyle_ondetect;
        `endif
    `endif

    (Ain => Cout)=(TDR_Ain_Cout,TDF_Ain_Cout);
    (Bin => Cout)=(TDR_Bin_Cout,TDF_Bin_Cout);
    (Cin => Cout)=(TDR_Cin_Cout,TDF_Cin_Cout);
    (Ain => Sum)=(TDR_Ain_Sum,TDF_Ain_Sum);
    (Bin => Sum)=(TDR_Bin_Sum,TDF_Bin_Sum);
    (Cin => Sum)=(TDR_Cin_Sum,TDF_Cin_Sum);

    endspecify
    `endif
`endif
endmodule
`disable_portfaults
`nosuppress_faults
`endcelldefine
```


# 8-bit Ripple Carry Adder



wave - default

+	+	+	:	carryadder:	A	13	64	-14		18	26	-6		-30	13	
+	+	+	:	carryadder:	B	-29	16	-24	-17	15				-17	-29	
+	+	+	:	carryadder:	Z	-16	80	-38	-31	1	33	41	9	-23	-59	-16

# 8-bit Ripple Carry Subtractor



◆	:carrysub:Cin	-1										
▶	:carrysub:A	31	-19		-3		-15		29		31	
⊕	:carrysub:B	-7	21	-11		-13		-29		-31	25	-7
▶	:carrysub:Z	38	-40	-8	8	10	-2	14	58	60	6	38

# Index

1

Overview of Our Present Step

2

Basic Components

3

**4\*4 Bits Signed Multipliers**

4

System Summarization

# 4 \* 4 Bits Signed Multiplier

## ❖ Quick Overview...

*Unsigned* Multiplication:

$$\begin{array}{r}
 \begin{array}{cccccc}
 & & & & a_4 & a_3 & a_2 & a_1 & a_0 \\
 & & & & x_4 & x_3 & x_2 & x_1 & x_0 \\
 \hline
 & & & & a_4x_0 & a_3x_0 & a_2x_0 & a_1x_0 & a_0x_0 \\
 & & & & a_4x_1 & a_3x_1 & a_2x_1 & a_1x_1 & a_0x_1 \\
 & & & & a_4x_2 & a_3x_2 & a_2x_2 & a_1x_2 & a_0x_2 \\
 & & & & a_4x_3 & a_3x_3 & a_2x_3 & a_1x_3 & a_0x_3 \\
 & & & & a_4x_4 & a_3x_4 & a_2x_4 & a_1x_4 & a_0x_4 \\
 \hline
 p_9 & p_8 & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0
 \end{array}
 \end{array}$$

*Signed* Multiplication:


$$\begin{array}{r}
 \begin{array}{cccccc}
 & & & & a_4 & a_3 & a_2 & a_1 & a_0 \\
 & & & & x_4 & x_3 & x_2 & x_1 & x_0 \\
 \hline
 & & & & a_4x_0 & a_3x_0 & a_2x_0 & a_1x_0 & a_0x_0 \\
 & & & & a_4x_1 & a_3x_1 & a_2x_1 & a_1x_1 & a_0x_1 \\
 & & & & a_4x_2 & a_3x_2 & a_2x_2 & a_1x_2 & a_0x_2 \\
 & & & & a_4x_3 & a_3x_3 & a_2x_3 & a_1x_3 & a_0x_3 \\
 & & & & a_4x_4 & a_3x_4 & a_2x_4 & a_1x_4 & a_0x_4 \\
 \hline
 1 & & & & & & & & & & 1 \\
 p_9 & p_8 & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0
 \end{array}
 \end{array}$$

Algorithm: shift and addition

Algorithm: Baugh-Woodley technique

Substitute AND2 gates to NAND2 gates, plus inverter...

Schematics?



■ Verification of Multiplier's Results:

◆ :Multiplier:VDD	-1																					
◆ :Multiplier:X	0	0	-3		-4	-8	1		4		-3	-7	-8		5		4	0				
◆ :Multiplier:Y	-8	-8	-5	3	2		1	-7	-8		-5	2		1	0	-8	-5	-6	2	1		
◆ :Multiplier:Z	0	0	15	-9	-6	-8	-8	-7	-8		-20	8	-6	-7	-8	0	64	-25	-30	...	8	0

Results:  $0 * 8 = 0$

- $-3 * -5 = 15$
- $-3 * 3 = -9$
- $3 * 2 = -6$
- $-4 * 2 = -8$

Realizes the multiplication of input X and Y, with the correct outcome  $Z = XY$ , which will be sent to Ripple Carry Adder and Subtractor to calculate:  $AD + BC$  &  $AC - BD$

Consists of:


Nand2	× 6
And2	× 10
Full Adders	× 9
Half Adders	× 3
Inv	× 1

# Index

- 1 Overview of Our Present Step
- 2 Basic Components
- 3 Signed Multiplier
- 4 **System Summarization**




# System schematic



# System Simulation

+	◆	:test:A	1	1	5		1		5		1		5		1		5			
+	◆	:test:B	6	6	4		6		4		6		4		6		4			
+	◆	:test:C	1	5	1		5		1		5		1		5		1			
+	◆	:test:D	3	3	2		3		2		3		2		3		2			
+	◆	:test:Q1	9	6	14	30	33	9	45	30	14	6	33	45	21	14	22	6	21	45
+	◆	:test:Q2	-17	7	-3	17	-13	-17	7	17	-3	-7	-13	7	-13	-3	-3	-7	-13	7
	◆	:test:vdd	-1																	



$$(A+Bj)(C+Dj)=(AC-BD)+j(BC+AD)$$

# Feature estimation

## ❖ Number of transistors

Components				Total transistors
SUM*1	DIFF*1	MULT*4	FIFO*6	
252	288	434*4	256*6	3812

## ❖ Area (mm<sup>2</sup>)


Components				120%*Total area
SUM*1	DIFF*1	MULT*4	FIFO*6	
0.028	0.033	0.047*4	0.030*6	0.515

# Feature estimation

## ❖ Power consumption

$$\begin{aligned} P &= \alpha \cdot C \cdot V^2 \cdot f \\ &= 0.1 \cdot [3812 \cdot (12\lambda) \cdot (0.8\mu m / 2\lambda) \cdot (2fF / \mu m)] \cdot 5^2 \cdot 10^6 \\ &= 0.0915mW / MHz \end{aligned}$$

# Floor Plan



To be continued...

*Thank you!*