## Multiprocessor Microarchitecture

- · Many design issues unique to multiprocessors
  - Interconnection network
  - Communication between cores
  - Memory system design
  - Others?

© 2009 Daniel J. Sorin

27

### Communication Between Cores (Threads)

ECE 152

- How should threads communicate with each other?
- Two popular options

### • Shared memory

- Perform loads and stores to shared addresses
- Requires synchronization (can't read before write)
- Message passing
  - Send messages between threads (cores)
  - No shared address space

© 2009 Daniel J. Sorin

What is (Hardware) Shared Memory?

- Take multiple microprocessors
- Implement a memory system with a single global physical address space (usually)
  - Communication assist HW does the "magic" of cache coherence
- Goal 1: Minimize memory latency
  - Use co-location & caches
- Goal 2: Maximize memory bandwidth
  - Use parallelism & caches

© 2009 Daniel J. Sorin

29



### Cache Coherence

- According to Webster's dictionary ... • Cache: a secure place of storage
  - Coherent: logically consistent
- Cache Coherence: keep storage logically consistent ٠ Coherence requires enforcement of 2 properties
- 1) Write propagation
  - · All writes eventually become visible to other processors
- 2) Write serialization
  - · All processors see writes to same block in same order

© 2009 Daniel J. Sorin

31

### Why Cache Coherent Shared Memory?

#### · Pluses

- · For applications looks like multitasking uniprocessor
- · For OS only evolutionary extensions required
- · Easy to do communication without OS
- · Software can worry about correctness first and then performance
- Minuses
  - Proper synchronization is complex
  - · Communication is implicit so may be harder to optimize
  - More work for hardware designers (i.e., us!)

#### · Result

- · Symmetric Multiprocessors (SMPs) are the most successful parallel machines ever
- · And the first with multi-billion-dollar markets!

© 2009 Daniel J. Sorin

32

### In More Detail

Efficient naming

© 2009 Daniel J. Sorin

- Virtual to physical mapping with TLBs
- · Easy and efficient caching
- · Caching is natural and well-understood
- Can be done in HW automatically

### Symmetric Multiprocessors (SMPs)

• Multiple cores

© 2009 Daniel J. Sorin

- Each has a cache (or multiple caches in a hierarchy)
- · Connect with logical bus (totally-ordered broadcast)
  - Physical bus = set of shared wires
  - Logical bus = functional equivalent of physical bus
- Implement Snooping Cache Coherence Protocol
  - Broadcast all cache misses on bus
  - All caches "snoop" bus and may act (e.g., respond with data)
  - · Memory responds otherwise

33

34













### MSI Processor and Bus Actions

- Processor:
  - Load
  - Store
  - · Writeback on replacement of modified block
- Bus
  - GetShared (GETS): Get without intent to modify, data could come from memory or another cache
  - GetExclusive (GETX): Get with intent to modify, must invalidate all other caches' copies
  - PutExclusive (PUTX): cache controller puts contents on bus and memory is updated
  - Definition: cache-to-cache transfer occurs when another cache satisfies GETS or GETX request

41

Let's draw it!

© 2009 Daniel J. Sorin



An MSI Protocol Example					
Proc Action	P1 State	P2 state	P3 state	Bus A	ct Data from
initially	1	I I	1		
1. P1 load u	I→S	1	1	GETS	Memory
2. P3 load u	S	I	I→S	GETS	Memory
3. P3 store u	S→I	1	S→M	GETX	Memory or P1 (?)
4. P1 load u	I→S	I	M→S	GETS	P3's cache
5. P2 load u	S	I→S	S	GETS	Memory
<ul> <li>Single writer, multiple reader protocol</li> <li>Why Modified to Shared in line 4?</li> <li>What if not in any cache? Memory responds</li> <li>Read then Write produces 2 bus transactions <ul> <li>Slow and wasteful of bandwidth for a common sequence of actions</li> </ul> </li> </ul>					
© 2009 Daniel J. Sori	n				43

# Multicore and Multithreaded Processors • Why multicore? • Thread-level parallelism Multithreaded cores Multiprocessors • Design issues • Examples © 2009 Daniel J. Sorin 44

### Some Real-World Multicores

- Intel/AMD 2/4/8-core chips Pretty standard
- Sun's Niagara (UltraSPARC T1-T3) • 4-16 simple, in-order, multithreaded cores
- [D.O.A] Sun's Rock processor: 16 cores
- Cell Broadband Engine: in PlayStation 3
- Intel's Larrabee: 80 simple x86 cores in a ring
- Cisco CRS-1 Processor: 188 in-order cores
- Graphics processing units (GPUs): hundreds of "cores"

I

ECE 152