
The Stanford Dash Multiprocessor

Presented by Meng Zhang
Spring 2010 ECE 259

Motivation

Investigate highly parallel architecture

- n Scalability

scale up performance while maintaining cost-performance ratio

- n Programmability

provide a simple, flexible and general programming model

Dash Architecture

A distributed shared-memory system composed of clusters

- n Within cluster

 - 4 processors

 - shared-memory UMA with a snooping bus

- n Across clusters

 - a pair of wormhole routed meshes

 - one for requests, the other for replies

Cache Coherence Protocol

- n Hierarchical memory system, 4 levels

Processor

Local cluster

Home cluster

Remote cluster

} often the same

- n Cache block in three states: M, S, I

Inside cluster, snooping protocol

Inter clusters, directory protocol

Memory consistency and optimization

- n Relaxed consistency model
 - ✓ reasonable programming model
 - ✓ higher performance
 - n Access optimization
 - prefetch operations
 - update and deliver operations
 - n Support for synchronization
 - queue based locks
 - fetch-and-increment operations
-

Dash implementation

Each cluster is a 4 processors 4D/340 system

n Augmented with two boards

- directory controller
- network interface

n Modification

- a bus retry signal
 - masking capability of the bus arbiter
-

Evaluation

- n Simulation
- n Actual hardware

Results

- n Remote miss takes 3.5 times of the local miss
 - n Scale well for Mincut, Water, but not for MP3D (require frequent interprocessor communication)
 - n Limited to 64 processors (simulation) and 16 processors (actual hardware)
-

Thoughts and questions

- n Novel architecture at that time
- n First implementation of CC-NUMA

But...

- n Insufficient evaluation (local miss, remote miss, different interconnect, comparison)
 - n Scale to thousands of cores?
 - n Complexity of implementing controllers?
 - n How difficult to rewrite applications?
 - n Power? Storage overhead?
-