Multicore and Multithreaded Processors

- · Why multicore?
- Thread-level parallelism
- Multithreaded cores
- Multiprocessors
- Design issues
- Examples

© 2009 Daniel J. Sorin

11

Multithreaded Cores

- · So far, our core executes one thread at a time
- Multithreaded core: execute multiple threads at a time
- Old idea ... but made a big comeback fairly recently
- How do we execute multiple threads on same core?
 - · Coarse-grain switching
 - · Fine-grain switching
 - Simultaneous multithreading (SMT) → "hyperthreading" (Intel)
- · Benefits?
 - Better instruction throughput
 - · Greater resource utilization
 - Tolerates long latency events (e.g., cache misses)
 - Cheaper than multiple complete cores (does this matter any more?)

© 2009 Daniel J. Sorin 12

Multiprocessors

- Multiprocessors have been around a long time ... just not on a single chip
 - Mainframes and servers with 2-64 processors
 - Supercomputers with 100s or 1000s of processors
- Now, multiprocessor on a single chip
 - "Chip multiprocessor" (CMP) or "multicore processor"
- Why does "single chip" matter so much?
 - ICQ: What's fundamentally different about having a multiprocessor that fits on one chip vs. on multiple chips?

Multicore and Multithreaded Processors

- Why multicore?
- Thread-level parallelism
- Multithreaded cores
- Multiprocessors
- Design issues
- Examples

© 2009 Daniel J. Sorin 13

© 2009 Daniel J. Sorin

14

Multiprocessor Microarchitecture

- · Many design issues unique to multiprocessors
 - Interconnection network
 - Communication between cores
 - Memory system design
 - Others?

© 2009 Daniel J. Sorin

15

Interconnection Networks

- · Networks have many design aspects
 - We focus on one here (topology) → see ECE 259 for more on this
- Topology is the structure of the interconnect
 - Geometric property → topology has nice mathematical properties
- · Direct vs Indirect Networks
 - Direct: All switches attached to host nodes (e.g., mesh)
 - Indirect: Many switches not attached to host nodes (e.g., tree)

© 2009 Daniel J. Sorin

ECE 152

Direct Topologies: k-ary d-cubes

- Often called k-ary n-cubes
- General class of regular, direct topologies
 - Subsumes rings, tori, cubes, etc.
- d dimensions
 - 1 for ring
 - 2 for mesh or torus
 - 3 for cube
 - Can choose arbitrarily large d, except for cost of switches
- k switches in each dimension
 - Note: k can be different in each dimension (e.g., 2,3,4-ary 3-cube)

© 2009 Daniel J. Sorin

ECE 152

Examples of k-ary d-cubes

- 1D Ring = k-ary 1-cube
 - d = 1 [always]
 - k = N [always] = 4 [here]
 - Ave dist = ?
- 2D Torus = k-ary 2-cube
 - d = 2 [always]
 - k = log_dN (always) = 3 [here]
 - Ave dist = ?



© 2009 Daniel J. Sorin

k-ary d-cubes in Real World

- Compaq Alpha 21364 (and 21464, R.I.P.)
 - 2D torus (k-ary 2-cube)
- Cray T3D and T3E
 - 3D torus (k-ary, 3-cube)
- Intel Larrabee (Knight's Ferry/Corner/Landing)
 - 1D ring
- Tilera64
 - 2D torus

© 2009 Daniel J. Sorin

ECE 15

Indirect Topologies


- Indirect topology most switches not attached to nodes
- · Some common indirect topologies
 - Crossbar
 - Tree
 - Butterfly
- Each of the above topologies comes in many flavors

© 2009 Daniel J. Sorin

ECE 152

Indirect Topologies: Crossbar


- Crossbar = single switch that directly connects n inputs to m outputs
 - Logically equivalent to m n:1 muxes
- · Very useful component that is used frequently




Indirect Topologies: Trees

- Indirect topology most switches not attached to nodes
- Tree: send message up from leaf to closest common ancestor, then down to recipient
- N host nodes at leaves
- k = branching factor of tree (k=2 → binary tree)
- $d = height of tree = log_k N$

© 2009 Daniel J. Sorin





Indirect Topologies: More Butterflies

- In general, called k-ary, n-flies
 - n stages of radix-k switches
- Have many nice features, esp. log_n distances
- · But conflicts cause tree saturation
 - How can we spread the traffic more evenly?

Benes (pronounced "BEN-ish") Network



- Routes all permutations w/o conflict
- · Notice similarity to fat tree (fold in half)
- Randomization is major breakthrough

© 2009 Daniel J. Sorin

ECE 15

Indirect Networks in Real World

- Thinking Machines CM-5 (old ... older than you)
 - Fat tree
- Sun UltraEnterprise E10000 (about as old as you)
 - 4 trees (interleaved by address)

© 2009 Daniel J. Sorin

Multiprocessor Microarchitecture

- · Many design issues unique to multiprocessors
 - Interconnection network
 - Communication between cores
 - Memory system design
 - Others?

© 2009 Daniel J. Sorin

27

29

Communication Between Cores (Threads)

- How should threads communicate with each other?
- Two popular options
- Shared memory
 - Perform loads and stores to shared addresses
 - Requires synchronization (can't read before write)
- Message passing
 - Send messages between threads (cores)
 - · No shared address space


@ 2009 Daniel J. Soria

ECE 152

What is (Hardware) Shared Memory?

- Take multiple microprocessors
- Implement a memory system with a single global physical address space (usually)
 - Communication assist HW does the "magic" of cache coherence
- Goal 1: Minimize memory latency
 - Use co-location & caches
- Goal 2: Maximize memory bandwidth
 - Use parallelism & caches

© 2009 Daniel J. Sorin



Cache Coherence

- · According to Webster's dictionary ...
 - Cache: a secure place of storage
 - Coherent: logically consistent
- Cache Coherence: keep storage logically consistent
 - Coherence requires enforcement of 2 properties
- 1) Write propagation
 - All writes eventually become visible to other processors
- 2) Write serialization
 - · All processors see writes to same block in same order

© 2009 Daniel J. Sorin

Why Cache Coherent Shared Memory?

- Pluses
 - · For applications looks like multitasking uniprocessor
 - For OS only evolutionary extensions required
 - Easy to do communication without OS
 - Software can worry about correctness first and then performance
- Minuses
 - Proper synchronization is complex
 - Communication is implicit so may be harder to optimize
 - More work for hardware designers (i.e., us!)
- Result

31

Cache coherent shared memory machines are the most successful parallel machines ever

© 2009 Daniel J. Sorin 32


In More Detail


- · Efficient naming
 - Virtual to physical mapping with TLBs
- · Easy and efficient caching
 - · Caching is natural and well-understood
 - Can be done in HW automatically


Symmetric Multiprocessors (SMPs)

- · Multiple cores
- Each has a cache (or multiple caches in a hierarchy)
- Connect with logical bus (totally-ordered broadcast)
 - Physical bus = set of shared wires
 - Logical bus = functional equivalent of physical bus
- Implement Snooping Cache Coherence Protocol
 - Broadcast all cache misses on bus
 - All caches "snoop" bus and may act (e.g., respond with data)
 - Memory responds otherwise

© 2009 Daniel J. Sorin 33 © 2009 Daniel J. Sorin 34








Snooping Cache-Coherence Protocols

- Each cache controller "snoops" all bus transactions
 - Transaction is relevant if it is for a block this cache contains
 - Take action to ensure coherence
 - Invalidate
 - Update
 - Supply value to requestor if Owner
 - Actions depend on the state of the block and the protocol
- · Main memory controller also snoops on bus
 - If no cache is owner, then memory is owner
- Simultaneous operation of independent controllers

© 2009 Daniel J. Sorin

38



A 3-State Write-Back Invalidation Protocol


- 2-State Protocol
 - + Simple hardware and protocol
 - Uses lots of bandwidth (every write goes on bus!)
- 3-State Protocol (MSI)
 - Modified
 - One cache exclusively has valid (modified) copy → Owner
 - · Memory is stale
 - Shared
 - >= 1 cache and memory have valid copy (memory = owner)
 - Invalid (only memory has valid copy and memory is owner)
- Must invalidate all other copies before entering modified state
- Requires bus transaction (order and invalidate)

© 2009 Daniel J. Sorin 40

MSI Processor and Bus Actions

- · Processor:
 - Load
 - Store
 - Writeback on replacement of modified block
- Bus
 - GetShared (GETS): Get without intent to modify, data could come from memory or another cache
 - GetExclusive (GETX): Get with intent to modify, must invalidate all other caches' copies
 - PutExclusive (PUTX): cache controller puts contents on bus and memory is updated
 - Definition: cache-to-cache transfer occurs when another cache satisfies GETS or GETX request
- Let's draw it!

© 2009 Daniel J. Sorin 41



An MSI Protocol Example

Proc Action	P1 State	P2 state	P3 state	Bus Ac	t Data from
initially	- 1	1	1		
1. P1 load u	ı→s	1	1	GETS	Memory
2. P3 load u	S	1	ı→s	GETS	Memory
3. P3 store u	s→ı	1	s→M	GETX	Memory or P1 (?)
4. P1 load u	ı→s	I	M→S	GETS	P3's cache
5 P2 load u	S	I->S	S	GETS	Memory

- Single writer, multiple reader protocol
- Why Modified to Shared in line 4?
- What if not in any cache? Memory responds
- Read then Write produces 2 bus transactions
 - Slow and wasteful of bandwidth for a common sequence of actions

© 2009 Daniel J. Sorin 43

Multicore and Multithreaded Processors

- Why multicore?
- Thread-level parallelism
- Multithreaded cores
- Multiprocessors
- Design issues
- Examples

© 2009 Daniel J. Sorin

44

Some Real-World Multicores

- Intel/AMD 2/4/8-core chips
 - Pretty standard
- Tilera Tile64
- Sun's Niagara (UltraSPARC T1-T3)
 - 4-16 simple, in-order, multithreaded cores
- [D.O.A] Sun's Rock processor: 16 cores
- Cell Broadband Engine: in PlayStation 3
- Intel's Larrabee: 80 simple x86 cores in a ring
- Cisco CRS-1 Processor: 188 in-order cores
- Graphics processing units (GPUs): hundreds of "cores"

© 2009 Daniel J. Sorin